


# RTEX module “581D744” Hardware Description

Motor Business Unit  
Appliances Company

# Revision History


Revision	Date	Change Description
1	2012/10/30	Initial Release

# Block Diagram



# Master Mode

# Timing Circuit for CPU-Timer



- MTU2-Ch1 generates TX timing signal. For 0.5ms, **TGRA\_1 = 24999(0x61A7)@50MHz**
- MTU2-Ch3 divides this signal, and generates the start signal for NC calculating interrupt. For 1ms, **TGRA\_3 = 1**
- IRQ3 by XINTRX of MNM1221 causes RX interrupt.

# Communication Period Setting

## 11.7.3 Caution on Period Setting

When counter clearing on compare match is set, TCNT is cleared in the final state in which it matches the TGR value (the point at which the count value matched by TCNT is updated). Consequently, the actual counter frequency is given by the following formula:

- Channel 0 to 4

$$f = \frac{P\phi}{(N + 1)}$$

- Channel 5

$$f = \frac{P\phi}{N}$$

Where f: Counter frequency

P $\phi$ : Peripheral clock operating frequency

N: TGR set value

↓  
50MHz

→ N = (50MHz / f) - 1

Com. Period	TGRA_1 setting value
1.000ms (1/1kHz)	49999 (0xC34F)
0.500ms (1/2kHz)	24999 (0x61A7)
0.1667ms (1/6kHz)	8332 (0x208C)
0.0833ms (1/12kHz)	4166 (0x1046)


# Multiplex Interrupt Setting

Source	Trigger	Priority	Period Example	Operation
TGIA_3	Compare match of MTU2 Ch3	-	1ms	- Communication data exchange - NC calculation
/IRQ3	RX complete	Higher than TGIA_3	0.5ms	- Communication status check - RX memory bank switch


Note:

If it is required that command update period is the same as communication period 0.5ms, TGIA\_1 should be used instead of TGIA\_3. In this case, an interrupt occurs by ch1 of MTU2 compare match.

# Timing Chart 1




# Timing Chart 2



# Register Setting for MTU2

Register	Setting Value	Description
TCR_1	0x20	50MHz, Rising edge, TGRA compare clear
TCR_3	0x26	TCLKA, Rising edge, TGRA compare clear
TMDR_1	0x03	PWM mode2
TMDR_3	0x00	Normal mode
TIOR_1	0x52	0 output with TGRB_1, 1 output with TGRA_1
TIORH_3	0x00	
TIORL_3	0x00	
TIER_1	0x00	
TIER_3	0x01	TGIA_3 enable
TBTM_3	0x00	
TICCR_1	0x00	
TICCR_3	0x00	
TGRA_1	0x61A7	0.5ms
TGRB_1	0x186A	0.125ms (Adjust by test)
TGRA_3	0x0001	1ms
TSTR	0x42	Start ch1 and 3

# Timing Circuit for MNM1221-Timer



MNM1221 register setting:

Com. Period	M_TX_PERIOD
1.000ms (1/1kHz)	0x61A8
0.500ms (1/2kHz)	0x30D4
0.1667ms (1/6kHz)	0x1047
0.0833ms (1/12kHz)	0x0823

Note: CPU-Timer based system is more recommended than this MNM1221-Timer.

# Period Setting for A5N


The period setting must be the same between master and slave.  
 For servo drive A5N, the setting is as follows:

Command Update Period	Com. Period	Setting	
		Pr7.20	Pr7.21
1.000ms	1.000ms	6	1
1.000ms	0.500ms	3	2
0.500ms	0.500ms	3	1
0.166ms	0.166ms	1	1
0.166ms	0.083ms	0	2

	Name	Range	Description
Pr7.20	Communication Period	0 to 12	0: 0.083ms 1: 0.166ms 3: 0.5ms 6: 1.0ms Else: Do not set. (Reserved)
Pr7.21	Ratio of Command Update Period	1 to 2	Command Update / Communication Period 1: 1 2: 2 (Com.=0.5ms case only)

} Select


# Bus Connection



Note: A1 connection is for 16bit bus access in slave mode.

# Memory Map

This map is for R5F72165BDP (Flash 512K, RAM 64K)



In R5F72167BDP,  
Flash 1M  
RAM 128K.

# Modifying Example Code

mnm1221\_m.h

```
/** IMPORTANT!!! */
/* You must modify the following definition according to your system. */
/*
 * Definition depend on your system
 */
/*
 * Located Address of MNM1221 */
#define ADDR_MNM1221      0x08000000      /* unit: byte address */
                           0x14000000

/* Data Bus Width to access to MNM1221 */
#define MASTER_16BIT_ACCESS
/* If NOT 16bits BUT 32bits, change this definition to comments or delete it. */
/*
```

Modify this address value in order to suit to the located address of MNM1221.

Delete this line because of 32bit bus.

# Register Setting for Bus


CS5 space:

Register	Setting Value
CS5BCR	0x24920E00
CS5WCR	0x00070300

- 2-idle cycle
- 32-bit bus width
- 6-wait cycle in R/W access
- External wait enable for Read access

Note: If 16-bit bus in slave mode, CS5BCR = 0x24920C00.

# Clock





# Register Setting for Clock

Register	Setting Value
FRQCR	0x0303
MCLKCR	0x43
ACLKCR	0x43
OSCCR	0x00
STBCR3	0x56
STBCR4	0xE7
STBCR5	0xBF
STBCR6	0x9F

- MTU2, IIC and flash enable
- SCIF enable
- SCI1 enable
- USB OSC enable

# Reset for RTEX Circuit



Although PA12 is Hi-Z at CPU reset, this resistor ensures low level. If watchdog timer overflows, RTEX circuit should be reset for safety. This reset causes communication timeout, and all servos will stop with timeout alarm.

# Register Setting for WDT

After setting the followings, set WTCNT to 0x00 periodically.

Register	Setting Value
WTCNT	0x00
WTCSR	0x7D
WRCSR	0x5F

- WDT counter clear
- WDT enable
- WDT overflow period is 5.2ms as an example.
- If WDT overflows, do power-on-reset.


## Note:

It is not normal way to write these registers.


For details, see SH7216 user's manual for hardware.

# Distinguishing WDT Overflow

After releasing power-on-reset, put a distinguishing as follows.



# Status LEDs for Communication



# “COM” LED Operation

“COM” LED which has red and green lights should be operated as follows:

Normally

Return value of <code>ctrl_mnm1221_m()</code> in the example code	“COM” LED operation
<code>PH_INIT</code>	Disappearance
<code>PH_WAITING</code>	
<code>PH_PREPARE</code>	Flashing Green (0.5s ON, 0.5s OFF)
<code>PH_START</code>	
<code>PH_RUNNING</code>	Solid Green

Error detected


Contents of error	“COM” LED operation
Timeout in RUNNING state	Flashing Red (0.5s ON, 0.5s OFF)
Mismatch of slave information (e.g. duplicate MAC-ID)	Solid Red

Notes:

- Solid Red means that a system reset is necessary to release the error.
- Either green or red must be lighted.


# General Purpose Inputs

e.g. EMG-Stop, Switch, Sensor, ...etc.




# General Purpose Outputs

e.g. Relay, LED, ...etc.




# A/B/Z-Phase Inputs

For RS422 line driver signal




# RS232/485 Interface




# Cable Wiring for Flash-writing


Personal Computer



RTEX module




# USB Interface




# Slave Mode

# Timing Circuit for Slave



- Connect XSYNC to a capture input of a timer built in the CPU.
- At the falling edge, the timer is cleared and the interrupt occurs.


# RSW for Node Address



# Modification

# Adding External Memory

If additional memory is required, modify as follows.



# Test LED Modification

If 2-digit 7-segment LED is required, modify as follows.

CPU  
SH7216

```

PB11/TXD2/CS7/CS3/CS1/IRQ1 55
PB10/RXD2/CS6/CS2/CS0/IRQ0 54
PB9/A25/CS3/TCLKA/DACK0/TXD4 53
PB8/A24/CS2/TCLKB/DREQ0/RXD4 52
PB7/A23/IRQ7/SCK4/TCLKC/TEND0/RD/WR 48
PB6/A22/IRQ6/TXD0/TCLKD/WAIT 47
PB5/A21/IRQ5/RXD0/BREQ 46
PB4/A20/IRQ4/SCK3/TIOC0D/WAIT/BACK/BS 45
PB3/A19/CASL/IRQ3/TIOC0C/BREQ/AH 44
PB2/A18/RASL/IRQ2/RXD3/TIOC0B/HACK/FRAME 43
PB1/A17/ADTRG/TIOC0A/IRQ1/IRQOUT/REFOUT 42
PB0/A16/IRQ0/RD/WR/TIOC2A 41

```

